XC3S400-4PQG208C

spartan-3 FPGA, 520 Kbits, 3.3V, QFP

Rated 5 Rating 5 | reviews | Write a review

Price:: US $9.50~12.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $9.50~12.00

PartNumber:: XC3S400-4PQG208C

Brand:: Xilinx, Inc - Xilinx | Pack: QFP | D/C: 12+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Ellen's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-10-09

From Other Seller

Part Number:XC3S400-4PQG208C
US $9.50 - 12.00
74AHC2G08VS SOP-8

US $2.00 - 2.00 / Piece
(0) Remove
AT24C02BN-SH-T

US $0.08 - 0.15 / Piece
(0) Remove
Quantity:

piece

Product Summary

The XC3S400-4PQG208C is a member of Spartan-3 FPGA Family. And the XC3S400-4PQG208C is specifically designed to meet the needs of high volume, cost-sensitive consumer electronic applications. Becuase of the XC3S400-4PQG208C exceptionally low cost, the XC3S400-4PQG208C is ideally suited to a wide range of consumer electronics applications, including broadband access, home networking, display/projection and digital television equipment. The XC3S400-4PQG208C is a superior alternative to mask programmed ASICs.

Parametrics

XC3S400-4PQG208C absolute maximum ratings: (1) Internal supply voltage Vccint: -0.5V to 1.32V; (2) Auxiliary supply voltage Vccaux: -0.5V to 3.00V; (3) Output driver supply voltage Vcco: -0.5V to 3.75V; (4) Input reference voltage Vref: -0.5V (Vcco +0.5V) ; (5) Voltage applied to all User I/O pins and Dual-Purpose pins: -0.5V to Vcco +0.5V (Driver in a high-impedance state) .

Features

XC3S400-4PQG208C features: (1) Very low cost, high-performance logic solution for high-volume, consumer-oriented applications; (2) Densities as high as 74,880 logic cells; (3) Three power rails: for core (1.2V), I/Os (1.2V to 3.3V), and auxiliary purposes (2.5V); (4) Double Data Rate (DDR) support; (5) Clock skew elimination; (6) Frequency synthesis; (7) High resolution phase shifting; (8) Eight global clock lines and abundant routing; (9) Fully supported by Xilinx ISE development system; (10) Pb-free packaging options.